? If the Stereolabs ZED Quad Link Capture Card is already using I2C-1 (I2C Bus 1 on a Jetson AGX Orin’s 40pin header):
Step A: Is it possible to switch the I2C-1’s Clock Speed from the default 100khz to 400khz
Step B: If this is not possible, should my program use a separate bus (I2C-7) at 400khz?
Please look at what I have already done (below) before answering this question →
Question: Is there anything more I could do concerning step A (preferable, as I would not have to remake PCBs), or should I simply do step B?
Thank you
=================================================================
What I have already tried, concerning step A:
After switching I2C-1’s Clock Speed from 100khz to 400khz by →
- Creating a .dts overlay file
/dts-v1/;
/plugin/;/ {
overlay-name = “AGX Orin I2C-1 400kHz”;
compatible = “nvidia,jetson-agx-orin”;fragment@0 { target-path = "/bus@0/i2c@c240000"; __overlay__ { clock-frequency = <400000>; // Set bus speed to 400 kHz }; };};
-
Compiling this into a .dtbo file (myfile.dtbo)
-
Copying the .dtbo file into the Jetson overlays directory
-
Finally, opening the extlinux.conf, adding the bolded line after the quad link overlay, and rebooting the Jetson
sudo nano /boot/extlinux/extlinux.conf
OVERLAYS /boot/tegra234-p3737-camera-zedlink-quad-sl-overlay.dtbo
OVERLAYS /boot/dtb/overlays/myfile.dtbo
sudo reboot
This makes the I2C bus 400KHz, but the cameras do not open and they are not found.
- BUT, when adding the bolded line before the quad link overlay:
OVERLAYS /boot/dtb/overlays/myfile.dtbo
OVERLAYS /boot/tegra234-p3737-camera-zedlink-quad-sl-overlay.dtbo
The cameras open, but the bus remains at 100khz
Looking at the Stereolabs dts file, I see that I2C@c2400000 (I2C-1 bus) is specifically set to 100KHz.
i2c@c240000 {
compatible = "nvidia,tegra194-i2c";
reg = <0x00 0xc240000 0x00 0x100>;
interrupts = <0x00 0x1a 0x04>;
#address-cells = <0x01>;
#size-cells = <0x00>;
status = "okay";
clock-frequency = <0x186a0>; <--- set at 100KHz
clocks = <0x03 0x31 0x03 0x66>;
=================================================================